SH7641 Datasheet, PDF (557/1036 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH™ RISC engine Family / SH7641 Series

Section 16 I²C Bus Interface 2 (IIC2)
16.6 Bit Synchronous Circuit
In master mode, this module has a possibility that high level period may be short in the two states
described below.
• When SCL is driven to low by the slave device
• When the rising speed of SCL is lowered by the load of the SCL line (load capacitance or pull-
up resistance)
Therefore, it monitors SCL and communicates by bit with synchronization.
Figure 16.22 shows the timing of the bit synchronous circuit and table 16.4 shows the time when
SCL output changes from low to Hi-Z then SCL is monitored.
SCL monitor
timing reference
clock
SCL
V_IH
Internal SCL
Figure 16.22 The Timing of the Bit Synchronous Circuit
Table 16.4 Time for Monitoring SCL
CKS3
CKS2
CKS2CYC
0
0
0
1
1
0
1
1
0
0
1
1
0
1
Note: The pcyc indicates the peripheral clock cycle.
Time for Monitoring SCL
6.5 pcyc
5.5 pcyc
18.5 pcyc
17.5 pcyc
16.5 pcyc
15.5 pcyc
40.5 pcyc
39.5 pcyc
Rev. 4.00 Sep. 14, 2005 Page 507 of 982
REJ09B0023-0400