English
Language : 

QG5000XSL9TH Datasheet, PDF (75/458 Pages) Intel Corporation – Intel 5000X Chipset Memory Controller Hub (MCH)
Register Description
value reflects the actual product stepping. To select the CRID value, BIOS/configuration
software writes a key value of 79h to Bus 0, Device 0, Function 0 (ESI port) of the Intel
5000P Chipset MCH’s RID register at offset 08h. This sets the SRID/CRID register
select flip-flop and causes the CRID to be returned when the RID is read at offset 08h.
The RID register in the ESI port (Bus 0 device 0 Function 0) is a “write-once” sticky
register and gets locked after the first write. This causes the CRID to be returned on all
subsequent RID register reads. Software should read and save all device SRID values
by reading Intel 5000P Chipset MCH device RID registers before setting the SRID/CRID
register select flip flop.
The RID values for all devices and functions in Intel 5000P Chipset MCH are controlled
by the SRID/CRID register select flip flop, thus writing the key value (79h) to the RID
register in Bus 0, Device 0, Function 0 sets all Intel 5000P Chipset MCH device RID
registers to return the CRID. Writing to the RID register of other devices has no effect
on the SRID/CRID register select flip-flop. Only a power good reset can change the RID
selection back to SRID.
Device:
Function:
Offset:
Version:
Device:
Function:
Offset:
Version:
Device:
Function:
Offset:
Version:
Device:
Function:
Offset:
Version:
Device:
Function:
Offset:
Version:
Device:
Function:
Offset:
Version:
Device:
Function:
Offset:
Version:
0, 2-3, 8, 9
0
08h
Intel 5000P Chipset, Intel 5000V Chipset, Intel 5000Z Chipset
4-5
0
08h
Intel 5000Z Chipset
4-7
0
08h
Intel 5000P Chipset
16
0, 2
08h
Intel 5000P Chipset, Intel 5000V Chipset, Intel 5000Z Chipset,
17
0
08h
Intel 5000P Chipset, Intel 5000V Chipset, Intel 5000Z Chipset
21
0
08h
Intel 5000P Chipset, Intel 5000V Chipset, Intel 5000Z Chipset
22
0
08h
Intel 5000P Chipset
Bit
Attr
Default
Description
7:4 if (DEV 0)
{RWOST}
else
{RO}
endif
0h Major Revision
Steppings which require all masks to be regenerated1.
0000: A stepping for Intel 5000 Series Chipset with SF
0001: B stepping for Intel 5000 Series Chipset with SF
0010: C stepping for Intel 5000 Series Chipset with SF
1000: A stepping with Intel 5000 Series Chipset without SF
1001: B Stepping with Intel 5000 Series Chipset without SF
1010: C Stepping with Intel 5000 Series Chipset without SF
Others: Reserved
Intel® 5000X Chipset Memory Controller Hub (MCH) Datasheet
75