English
Language : 

QG5000XSL9TH Datasheet, PDF (162/458 Pages) Intel Corporation – Intel 5000X Chipset Memory Controller Hub (MCH)
Register Description
3.8.12.3
Device:
Function:
Offset:
Version:
Device:
Function:
Offset:
Version:
2-3
0
104h
Intel 5000P Chipset, Intel 5000V Chipset, Intel 5000Z Chipset
4-5
0
104h
Intel 5000Z Chipset
Device:
Function:
Offset:
Version:
4-7
0
104h
Intel 5000P Chipset
Bit
13
12
11:6
5
4
3:1
0
Attr
RWCST
RWCST
RV
RWST
RWCST
RV
RWCST
Default
0
0
0h
0
0
0h
0
Description
IO5Err: Flow Control Protocol Error Status
IO4Err: Poisoned TLP Status
Reserved
IO19Err: Surprise Link Down Error Status
IO0Err: Data Link Protocol Error Status
Reserved
IO3Err:Training Error Status
This field should not be used for obtaining Training error status due to a
recent PCI Express Base Specification, Revision 1.0a Errata Dec 2003 to
remove training error.
UNCERRSTS[0] - Uncorrectable Error Status For ESI Port
This register identifies uncorrectable errors detected on ESI Port. If an error occurs and
is unmasked in the detect register (EMASK_UNCOR_PEX), the appropriate error bit will
be recorded in this register. If an error is recorded in the UNCERRSTS register and the
appropriate bit (along with the severity bit of the UNCERRSEV register) determines
which bit in the PEX_FAT_FERR, PEX_NF_COR_FERR, PEX_FAT_NERR,
PEX_NF_COR_NERR registers get recorded. These error log registers are described
starting from Section 3.8.12.24.
Device:
Function:
Offset:
Version:
0
0
104h
Intel 5000P Chipset, Intel 5000V Chipset, Intel 5000Z Chipset
Bit
31:22
21
20
19
18
17
16
15
14
13
12
Attr
RV
RWCST
RWCST
RV
RWCST
RWCST
RWCST
RWCST
RWCST
RWCST
RWCST
Default
0h
0
0
0
0
0
0
0
0
0
0
Description
Reserved
IO18Err: ESI Reset time-out
IO2Err: Received an Unsupported Request
Reserved
IO9Err: Malformed TLP Status
IO10Err: Receiver Buffer Overflow Status
IO8Err: Unexpected Completion Status
IO7Err: Completer Abort Status
IO6Err: Completion Time-out Status
IO5Err: Flow Control Protocol Error Status
IO4Err: Poisoned TLP Status
162
Intel® 5000X Chipset Memory Controller Hub (MCH) Datasheet