QG5000XSL9TH Datasheet, PDF (286/458 Pages) Intel Corporation – Intel 5000X Chipset Memory Controller Hub (MCH)

System Address Map
4.3.6
Chipset Specific Range
The address range FE00 0000h - FEBF FFFFh region is reserved for chipset specific
functions.
FE00 0000h - FE00 8000h: This range (with size of 128 KB for four FB-DIMM
channels; 16 Advanced Memory Buffer (AMB) per channel, 2 KB per AMB), is used for
accessing AMB registers. These registers can only be accessed through memory
mapped register access mechanism as MMIO. Notice that they are not accessible
through CF8/CFC or MMCFG which are used for PCI/PCI Express configuration space
registers. This range could be relocated by programming AMBASE register. The
AMBASE register could also be accessed through a fixed location.
FE60 0000h - FE6F FFFFh: This range is used for fixed memory mapped Intel 5000P
Chipset registers. They are accessible only from the processor bus. These registers are
fixed since they are needed early during the boot process. The registers include:
• Four Scratch Pad Registers
• Four Sticky Scratch Pad Registers
• Four Boot flag registers
• HECBASE register for MMCFG
• AMBASE register for AMB memory mapped registers
These registers are described in the Intel 5000X chipset MCH Configuration Register,
Chapter 3, “Register Description.” The Intel 5000X chipset MCH will master abort
requests to the remainder of this region unless they map into one of the relocatable
regions such as MMCFG. The mechanism for this range can be the same as it is for the
memory mapped configuration accesses.
4.3.7 Interrupt/SMM Region
This 4 MB range is used for processor specific applications. This region lies between
FEC0 0000h and FEFF FFFFh and is split into four 1 MB segments.
Figure 4-3. Interrupt /SMM Region
FEFF FFFFh
FEEF FFFFh
FEE 0 0000 h
FDEB FFFFh
FDEA 0000 h
FED 3 FFFFh
FED 2 0000 h
FEC 9 0000 h
FEC 8 FFFFh
FE 00 0000 h
R oute to Intel® 631 xE S B /
632 xE S B I / O C ontroller H ub
In te rru p t
R oute to Intel® 631 xE S B /
632 xE S B I / O C ontroller H ub
H igh S M M
R oute to Intel® 631 xE S B /
632 xE S B I / O C ontroller H ub
R eserved
R oute to Intel® 631 xE S B /
632 xE S B I / O C ontroller H ub
( MMT = FED 0 000 h - FED 0
3 FFFh )
I/ O A P IC
286
Intel^® 5000X Chipset Memory Controller Hub (MCH) Datasheet