D12320VF25IV Datasheet, PDF (959/1304 Pages) Renesas Technology Corp – Old Company Name in Catalogs and Other Documents

21.5 Module Stop Mode
Section 21 Power-Down Modes
21.5.1 Module Stop Mode
Module stop mode can be set for individual on-chip supporting modules.
When the corresponding MSTP bit in MSTPCR is set to 1, module operation stops at the end of
the bus cycle and a transition is made to module stop mode. The CPU continues operating
independently.
Table 21.3 shows MSTP bits and the corresponding on-chip supporting modules.
When the corresponding MSTP bit is cleared to 0, module stop mode is cleared and the module
starts operating at the end of the bus cycle. In module stop mode, the internal states of modules
other than the SCI and A/D converter are retained.
After reset clearance, all modules other than DMAC* and DTC are in module stop mode.
When an on-chip supporting module is in module stop mode, read/write access to its registers is
disabled.
Do not make a transition to sleep mode with MSTPCR set to H'FFFF or H'EFFF, as this will halt
operation of the bus controller.
Note: * The DMAC is not supported in the H8S/2321.
Rev.6.00 Sep. 27, 2007 Page 927 of 1268
REJ09B0220-0600