English
Language : 

D12320VF25IV Datasheet, PDF (381/1304 Pages) Renesas Technology Corp – Old Company Name in Catalogs and Other Documents
Section 9 I/O Ports
Port Description
Pins
Port 5 • 4-bit I/O
port
P53/ADTRG/IRQ7/WAIT/
BREQO
• Schmitt-
triggered
input
(IRQ input
only)
P52/SCK2/IRQ6
P51/RxD2/IRQ5
P50/TxD2/IRQ4
Port 6 • 8-bit I/O P67/IRQ3/CS7
port
P66/IRQ2/CS6
• Schmitt-
triggered
input
P65/IRQ1
P64/IRQ0
(P64 to P67) P63/TEND1*2
P62/DREQ1*2
P61/TEND0*2/CS5
P60/DREQ0*2/CS4
Port A • 8-bit I/O
port
• Built-in
MOS input
pull-up
PA7/A23/IRQ7
PA6/A22/IRQ6
PA5/A21/IRQ5
• Open-drain
output
capability
• Schmitt-
triggered
input
(PA4 to
PA7)
PA4/A20/IRQ4
PA3/A19 to PA0/A16
Mode 4*1
Mode 5*1
Mode 6
Mode 7
I/O port also functioning as A/D converter I/O port also
input pin (ADTRG), and as interrupt input pin functioning as
(IRQ7) when IRQPAS = 1, WAIT input pin A/D converter
when WAITE = 1, BREQOE = 0, WAITPS = input pin
1, DDR = 0, and WAITE = 0, BREQOE = 1, (ADTRG),
BREQO output pin when BREQOPS = 1 and as inter-
rupt input pin
(IRQ7) when
IRQPAS = 1
I/O port also functioning as SCI (channel 2) I/O pins (TxD2,
RxD2, SCK2), and as interrupt input pins (IRQ4 to IRQ6)
when IRQPAS = 1
8-bit I/O port also functioning as DMA
controller I/O pins (DREQ0, TEND0, DREQ1,
TEND1) *2, bus control output pins (CS4 to
CS7), and interrupt input pins (IRQ0 to IRQ3)
8-bit I/O port
also function-
ing as inter-
rupt input pins
(IRQ0 to IRQ3)
When DDR = 0 (after reset): When DDR = Dual function
dual function as input ports 0 (after reset): as I/O ports
and interrupt input pins (IRQ7 dual function and interrupt
to IRQ5)
as input ports input pins
When DDR = 1 and A23E to and interrupt (IRQ7 to IRQ4)
A21E = 1: address output
input pins
(IRQ7 to IRQ4)
When DDR = 1 and A23E to
A21E = 0: DR value output When DDR =
1 and A23E to
I/O port also functioning as A20E = 1:
address output and interrupt address
input pin (IRQ4)
output
When DDR =
1 and A23E to
A20E = 0: DR
value output
Address output
When DDR = I/O ports
0 (after reset):
input ports
When DDR =
1: address
output
Rev.6.00 Sep. 27, 2007 Page 349 of 1268
REJ09B0220-0600