English
Language : 

D12320VF25IV Datasheet, PDF (1295/1304 Pages) Renesas Technology Corp – Old Company Name in Catalogs and Other Documents
Appendix D Pin States
MCU
Port Name Operating
Pin Name Mode
PF3/LWR 4 to 6
7
PF2/LCAS*1/ 4 to 6
WAIT/
BREQO
7
PF1/BACK 4 to 6
7
Reset
H
T
T
T
T
T
Hardware
Standby Software
Mode
Standby Mode
Bus-Released
State
T
[LWROD = 1]
[LWROD = 1]
kept
kept
[LWROD · OPE = 1] [LWROD = 0]
T
T
[LWROD · OPE = 1]
H
T
kept
kept
T
[LCASE*2 +
[LCASE*2 +
BREQOE ·
BREQOPS +
WAITE · WAITPS
BREQOE ·
BREQOPS +
WAITE · WAITPS
=0
=0
kept
kept
[BREQOE ·
BREQOPS = 1]
and
[LCASE*2 = 0]
kept
[WAITE · WAITPS
· DDR = 1]
and
[LCASE*2 +
BREQOE ·
BREQOPS = 0]
T
[LCASE*2 = 1,
OPE = 0]
T
[LCASE*2 = 1,
OPE = 1]
H
[BREQOE ·
BREQOPS = 1]
and
[LCASE*2 = 0]
BREQO
[WAITE · WAITPS
· DDR = 1]
and
[LCASE*2 +
BREQOE ·
BREQOPS = 0]
T
[LCASE*2 = 1]
T
T
kept
kept
T
[BRLE=0]
L
kept
[BRLE=1]
BACK
T
kept
kept
Program
Execution State
Sleep Mode
[LWROD = 1]
I/O port
[LWROD = 0]
LWR
I/O port
[LCASE*2 +
BREQOE ·
BREQOPS +
WAITE · WAITPS
=0
I/O port
[BREQOE ·
BREQOPS = 1]
and
[LCASE*2 = 0]
BREQO
[WAITE · WAITPS
· DDR = 1]
and
[LCASE*2 +
BREQOE ·
BREQOPS = 0]
WAIT
[LCASE*2 = 1]
LCAS*1
I/O port
[BRLE = 0]
I/O port
[BRLE = 1]
BACK
I/O port
Rev.6.00 Sep. 27, 2007 Page 1263 of 1268
REJ09B0220-0600