 English |
|
|
|
|
|
|
|
| D12320VF25IV Datasheet, PDF (349/1304 Pages) Renesas Technology Corp – Old Company Name in Catalogs and Other Documents | |||
| |||
| ◁ |
8.2.3
Bit
DTC Source Address Register (SAR)
: 23 22 21 20 19
Initial value : Unde- Unde- Unde- Unde- Unde-
fined fined fined fined fined
R/W
:â â â â â
Section 8 Data Transfer Controller
âââ
âââ
âââ
âââ
43210
Unde- Unde- Unde- Unde- Unde-
fined fined fined fined fined
âââââ
SAR is a 24-bit register that designates the source address of data to be transferred by the DTC.
For word-size transfer, specify an even source address.
8.2.4 DTC Destination Address Register (DAR)
Bit
: 23 22 21 20 19
Initial value : Unde- Unde- Unde- Unde- Unde-
fined fined fined fined fined
R/W
:â â â â â
âââ
âââ
âââ
âââ
43210
Unde- Unde- Unde- Unde- Unde-
fined fined fined fined fined
âââââ
DAR is a 24-bit register that designates the destination address of data to be transferred by the
DTC. For word-size transfer, specify an even destination address.
Rev.6.00 Sep. 27, 2007 Page 317 of 1268
REJ09B0220-0600
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese