|
D12320VF25IV Datasheet, PDF (267/1304 Pages) Renesas Technology Corp – Old Company Name in Catalogs and Other Documents | |||
|
◁ |
Section 7 DMA Controller (Not Supported in the H8S/2321)
Bit 6âData Transfer Enable 1A (DTE1A): Enables or disables data transfer on channel 1A.
Bit 6
DTE1A
0
1
Description
Data transfer disabled
Data transfer enabled
(Initial value)
Bit 5âData Transfer Enable 0B (DTE0B): Enables or disables data transfer on channel 0B.
Bit 5
DTE0B
0
1
Description
Data transfer disabled
Data transfer enabled
(Initial value)
Bit 4âData Transfer Enable 0A (DTE0A): Enables or disables data transfer on channel 0A.
Bit 4
DTE0A
0
1
Description
Data transfer disabled
Data transfer enabled
(Initial value)
Bits 3 to 0âData Transfer End Interrupt Enable (DTIE): These bits enable or disable an
interrupt to the CPU or DTC when transfer ends. If the DTIE bit is set to 1 when DTE = 0, the
DMAC regards this as indicating the end of a transfer, and issues a transfer end interrupt request to
the CPU or DTC.
A transfer end interrupt can be canceled either by clearing the DTIE bit to 0 in the interrupt
handling routine, or by performing processing to continue transfer by setting the transfer counter
and address register again, and then setting the DTE bit to 1.
Bit 3âData Transfer Interrupt Enable 1B (DTIE1B): Enables or disables the channel 1B
transfer end interrupt.
Bit 3
DTIE1B
0
1
Description
Transfer end interrupt disabled
Transfer end interrupt enabled
(Initial value)
Rev.6.00 Sep. 27, 2007 Page 235 of 1268
REJ09B0220-0600
|
▷ |