English
Language : 

EP4SE360F35I4 Datasheet, PDF (80/432 Pages) Altera Corporation – This section provides a complete overview of all features relating to the Stratix IV device family, which is the most architecturlly advanced
3–24
Chapter 3: TriMatrix Embedded Memory Blocks in Stratix IV Devices
Design Considerations
Power Management
Stratix IV memory block clock-enables allow you to control clocking of each memory
block to reduce AC power consumption. Use the read-enable signal to ensure that
read operations only occur when you need them to. If your design does not need
read-during-write, you can reduce your power consumption by de-asserting the
read-enable signal during write operations, or any period when no memory
operations occur.
The Quartus II software automatically places any unused memory blocks in
low-power mode to reduce static power.
Document Revision History
Table 3–10 lists the revision history for this chapter.
Table 3–10. Document Revision History
Date
December 2011
February 2011
March 2010
November 2009
June 2009
April 2009
March 2009
November 2008
May 2008
Version
Changes
■ Updated the “Byte Enable Support” and “Mixed-Port Read-During-Write Mode” sections.
3.3
■ Updated Table 3–1.
■ Updated the “Byte Enable Support” and “Power-Up Conditions and Memory Initialization”
sections.
3.2 ■ Applied new template.
■ Minor text edits.
■ Updated the “Simple Dual-Port Mode”, “Same-Port Read-During-Write Mode”, and
“Mixed-Port Read-During-Write Mode” sections.
3.1 ■ Updated Figure 3–14.
■ Minor text edits.
■ Updated Table 3–2.
■ Updated the “Simple Dual-Port Mode” section.
3.0
■ Minor text edits.
■ Updated graphics.
■ Updated Table 3–1 and Figure 3–2.
■ Updated the “Introduction”, “Byte Enable Support”, “Mixed Width Support”,
“Asynchronous Clear”, “Single-Port RAM”, “Simple Dual-Port Mode”, “True Dual-Port
2.3
Mode”, “FIFO Mode”, and “Read/Write Clock Mode” sections.
■ Added introductory sentences to improve search ability.
■ Removed the Conclusion section.
■ Minor text edits.
2.2 ■ Updated Table 3–2.
■ Updated Table 3–2.
2.1
■ Removed “Referenced Documents” section.
2.0 Updated “Power-Up Conditions and Memory Initialization” on page 3–20
1.0 Initial release.
Stratix IV Device Handbook
Volume 1
December 2011 Altera Corporation