|
EP4SE360F35I4 Datasheet, PDF (80/432 Pages) Altera Corporation – This section provides a complete overview of all features relating to the Stratix IV device family, which is the most architecturlly advanced | |||
|
◁ |
3â24
Chapter 3: TriMatrix Embedded Memory Blocks in Stratix IV Devices
Design Considerations
Power Management
Stratix IV memory block clock-enables allow you to control clocking of each memory
block to reduce AC power consumption. Use the read-enable signal to ensure that
read operations only occur when you need them to. If your design does not need
read-during-write, you can reduce your power consumption by de-asserting the
read-enable signal during write operations, or any period when no memory
operations occur.
The Quartus II software automatically places any unused memory blocks in
low-power mode to reduce static power.
Document Revision History
Table 3â10 lists the revision history for this chapter.
Table 3â10. Document Revision History
Date
December 2011
February 2011
March 2010
November 2009
June 2009
April 2009
March 2009
November 2008
May 2008
Version
Changes
â Updated the âByte Enable Supportâ and âMixed-Port Read-During-Write Modeâ sections.
3.3
â Updated Table 3â1.
â Updated the âByte Enable Supportâ and âPower-Up Conditions and Memory Initializationâ
sections.
3.2 â Applied new template.
â Minor text edits.
â Updated the âSimple Dual-Port Modeâ, âSame-Port Read-During-Write Modeâ, and
âMixed-Port Read-During-Write Modeâ sections.
3.1 â Updated Figure 3â14.
â Minor text edits.
â Updated Table 3â2.
â Updated the âSimple Dual-Port Modeâ section.
3.0
â Minor text edits.
â Updated graphics.
â Updated Table 3â1 and Figure 3â2.
â Updated the âIntroductionâ, âByte Enable Supportâ, âMixed Width Supportâ,
âAsynchronous Clearâ, âSingle-Port RAMâ, âSimple Dual-Port Modeâ, âTrue Dual-Port
2.3
Modeâ, âFIFO Modeâ, and âRead/Write Clock Modeâ sections.
â Added introductory sentences to improve search ability.
â Removed the Conclusion section.
â Minor text edits.
2.2 â Updated Table 3â2.
â Updated Table 3â2.
2.1
â Removed âReferenced Documentsâ section.
2.0 Updated âPower-Up Conditions and Memory Initializationâ on page 3â20
1.0 Initial release.
Stratix IV Device Handbook
Volume 1
December 2011 Altera Corporation
|
▷ |