EP4SE360F35I4 Datasheet, PDF(372/432 Page) Altera Corporation – This section provides a complete overview of all features relating to the Stratix IV device family, which is the most architecturlly advanced

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

EP4SE360F35I4 Datasheet, PDF (372/432 Pages) Altera Corporation – This section provides a complete overview of all features relating to the Stratix IV device family, which is the most architecturlly advanced

◁

10â36

Chapter 10: Configuration, Design Security, and Remote System Upgrades in Stratix IV Devices

JTAG Configuration

During JTAG configuration, you can download data to the device on the PCB through

the USB Blaster, MasterBlaster, ByteBlaster II, EthernetBlaster, or ByteBlasterMV

download cable. Configuring devices through a cable is similar to programming

devices in-system, except you must connect the TRST pin to VCCPD. This ensures that

the TAP controller is not reset.

Figure 10â16 shows JTAG configuration of a single Stratix IV device when using a

download cable.

Figure 10â16. JTAG Configuration of a Single Device Using a Download Cable

VCCPGM

10 kÎ©

GND N.C.

VCCPD (1)

(5)

VCCPD (1)

Stratix IV Device

(5)

nCE (4)

nCE0

TCK

TDO

TMS

nSTATUS

TDI

CONF_DONE

(2)

nCONFIG

VCCPD (1)

(2)

MSEL[2..0]

TRST

(2)

DCLK

Download Cable

10-Pin Male Header

(JTAG Mode)

(Top View)

Pin 1

VCCPD (1)

GND

VIO (3)

1 kÎ©

GND

Notes to Figure 10â16:

(1) Connect the pull-up resistor to the same supply voltage as the USB Blaster, MasterBlaster (VIO pin), ByteBlaster II, ByteBlasterMV, or

EthernetBlaster cable. The voltage supply can be connected to the VCCPD of the device.

(2) Connect the nCONFIG and MSEL[2..0] pins to support a non-JTAG configuration scheme. If you only use the JTAG configuration, connect

nCONFIG to VCCPGM and MSEL[2..0] to GND. Pull DCLK either high or low, whichever is convenient on your board.

(3) Pin 6 of the header is a VIO reference voltage for the MasterBlaster output driver. VIO must match the deviceâs VCCPD. For more information about

this value, refer to the MasterBlaster Serial/USB Communications Cable User Guide. In the USB-Blaster, ByteBlaster II, and ByteBlasterMV cable,

this pin is a no connect.

(4) You must connect nCE to GND or driven low for successful JTAG configuration.

(5) The pull-up resistor value can vary from 1 k to 10 kï .

Stratix IV Device Handbook

Volume 1

September 2012 Altera Corporation

▷