English
Language : 

EP4SE360F35I4 Datasheet, PDF (123/432 Pages) Altera Corporation – This section provides a complete overview of all features relating to the Stratix IV device family, which is the most architecturlly advanced
Chapter 5: Clock Networks and PLLs in Stratix IV Devices
5–7
Clock Networks in Stratix IV Devices
Figure 5–6. PCLK Networks (EP4S40G2, EP4S100G2, EP4SE230, EP4SE360, EP4SGX180, EP4SGX230, EP4SGX290, and
EP4SGX360 Devices) (1)
CLK[12..15]
T1 T2
PCLK[0..10]
PCLK[77..87]
PCLK[11..21]
L2
CLK[0..3]
L3
PCLK[22..32]
PCLK[33..43]
Q1 Q2
Q4 Q3
PCLK[66..76]
R2
CLK[8..11]
R3
PCLK[55..65]
PCLK[44..54]
B1 B2
CLK[4..7]
Note to Figure 5–6:
(1) The EP4SE230 device has four PLLs. The EP4SGX290 and EP4SGX360 devices have up to 12 PLLs. For more information about PLL availability,
refer to Table 5–7 on page 5–19.
Figure 5–7. PCLK Networks (EP4S40G5, EP4S100G3, EP4S100G4, EP4S100G5, EP4SE530, and EP4SGX530 Devices) (1)
L1
PCLK[0..13]
CLK[12..15]
T1 T2
R1
PCLK[98..111]
PCLK[14..27]
L2
CLK[0..3]
L3
PCLK[28..41]
Q1 Q2
Q4 Q3
PCLK[84..97]
R2
CLK[8..11]
R3
PCLK[70..83]
PCLK[42..55]
PCLK[56..69]
L4
R4
B1 B2
CLK[4..7]
Note to Figure 5–7:
(1) The EP4S40G5 device has eight PLLs. For more information about PLL availability, refer to Table 5–7 on page 5–19.
September 2012 Altera Corporation
Stratix IV Device Handbook
Volume 1