|
EP2AGX95EF29C6N Datasheet, PDF (58/380 Pages) Altera Corporation – Device Interfaces and Integration | |||
|
◁ |
3â10
Chapter 3: Memory Blocks in Arria II Devices
Memory Modes
Memory Modes
Arria II memory blocks allow you to implement fully synchronous SRAM memory in
multiple modes of operation. M9K and M144K blocks do not support asynchronous
memory (unregistered inputs). MLABs support asynchronous (flow-through) read
operations.
Depending on which memory block you target, you can use the following modes:
â âSingle-Port RAM Modeâ on page 3â10
â âSimple Dual-Port Modeâ on page 3â12
â âTrue Dual-Port Modeâ on page 3â15
â âShift-Register Modeâ on page 3â17
â âROM Modeâ on page 3â18
â âFIFO Modeâ on page 3â18
1 To choose the desired read-during-write behavior, set the read-during-write behavior
to either new data, old data, or don't care in the RAM MegaWizard Plug-In Manager
in the Quartus II software. For more information about this behavior, refer to
âRead-During-Write Behaviorâ on page 3â21.
1 When using the memory blocks in ROM, single-port, simple dual-port, or true
dual-port mode, you can corrupt the memory contents if you violate the setup or hold
time on any of the memory block input registers. This applies to both read and write
operations.
Single-Port RAM Mode
All memory blocks support single-port mode. Single-port mode allows you to do
either a one-read or a one-write operation at a time. Simultaneous reads and writes
are not supported in single-port mode. Figure 3â9 shows the single-port RAM
configuration.
Figure 3â9. Single-Port Memory (Note 1)
data[ ]
address[ ]
wren
byteena[]
addressstall
inclock
clockena
rden
aclr
q[]
outclock
Note to Figure 3â9:
(1) You can implement two single-port memory blocks in a single M9K and M144K blocks. For more information, refer
to âPacked Mode Supportâ on page 3â5.
Arria II Device Handbook Volume 1: Device Interfaces and Integration
December 2011 Altera Corporation
|
▷ |