EP2AGX95EF29C6N Datasheet, PDF (124/380 Pages) Altera Corporation – Device Interfaces and Integration

5–16
Chapter 5: Clock Networks and PLLs in Arria II Devices
Clock Networks in Arria II Devices
Table 5–12 lists the mapping between the input clock pins, PLL counter outputs, and
clock control block inputs.
Table 5–12. Mapping Between Input Clock Pins, PLL Counter Outputs, and Clock Control Block Inputs for Arria II
Devices
Clock Control Block Inputs
inclk[0], inclk[1] (1)
inclk[2]
inclk[3]
Description
Can be fed by any of the four dedicated clock pins on the same side.
■ For Arria II GX device—can be fed by PLL counters C0 and C2 from the two corner PLLs
on the same side.
■ For Arria II GZ device—can be fed by PLL counters C0 and C2 from the two center PLLs
on the same side.
■ For Arria II GX device—can be fed by PLL counters C1 and C3 from the two corner PLLs
on the same side.
■ For Arria II GZ device—can be fed by PLL counters C1 and C3 from the two center PLLs
on the same side.
Note to Table 5–12:
(1) The left side of the Arria II GX device only allows PLL counter outputs as the dynamic clock source selection to the GCLK network. Therefore,
inclk[0] can be fed by PLL counters C4 or C6, while inclk[1] can only be fed by PLL counter C5.
1 When combining the PLL outputs and clock pins in the same clock control block,
ensure that these clock sources are implemented on the same side of the device.
For all possible legal inclk sources for each GCLK and RCLK network, refer to
Table 5–2 on page 5–12 through Table 5–10 on page 5–15.
You can statically control the clock source selection for the RCLK select block with
configuration bit settings in the configuration file generated by the Quartus II
software.
You can power down the Arria II clock networks both statically and dynamically.
When a clock network is powered down, all the logic fed by the clock network is in an
off-state, thereby reducing the overall power consumption of the device. The unused
GCLK and RCLK networks are automatically powered down through configuration
bit settings in the configuration file generated by the Quartus II software. The
dynamic clock enable or disable feature allows the internal logic to control power-up
or power-down synchronously on GCLK and RCLK networks. This function is
independent of the PLL and is applied directly on the clock network, as shown in
Figure 5–12 on page 5–16 through Figure 5–14 on page 5–18.
You can set the input clock sources and the clkena signals for the GCLK and RCLK
clock network multiplexers through the Quartus II software with the ALTCLKCTRL
megafunction. You can also enable or disable the dedicated external clock output pins
with the ALTCLKCTRL megafunction.
1 When you use the ALTCLKCTRL megafunction to implement dynamic clock source
selection in Arria II devices, the inputs from the clock pins, except for the left side of
the Arria II GX device, feed the inclk[0..1] ports of the multiplexer, and the PLL
outputs feed the inclk[2..3] ports. You can choose from among these inputs with the
CLKSELECT[1..0]signal. For the connections between the PLL counter outputs to the
clock control block, refer to Table 5–12 on page 5–17.
Arria II Device Handbook Volume 1: Device Interfaces and Integration
July 2012 Altera Corporation