English
Language : 

EP2AGX95EF29C6N Datasheet, PDF (182/380 Pages) Altera Corporation – Device Interfaces and Integration
6–18
Chapter 6: I/O Features in Arria II Devices
I/O Structure
MultiVolt I/O Interface
Arria II architecture supports the MultiVolt I/O interface feature that allows Arria II
devices in all packages to interface with systems of different supply voltages.
You can connect the VCCIO pins to a power supply voltage level listed in Table 6–10,
depending on the output requirements. The output levels are compatible with
systems of the same voltage as the power supply. (For example, when VCCIO pins are
connected to a 1.5-V power supply, the output levels are compatible with 1.5-V
systems).
You must connect the Arria II GX VCCPD power pins to a 2.5-, 3.0-, or 3.3-V power
supply and the Arria II GZ VCCPD power pins to a 2.5- or 3.0-V power supply. Using
these power pins to supply the pre-driver power to the output buffers increases the
performance of the output pins. Table 6–10 lists the Arria II MultiVolt I/O support.
Table 6–10. MultiVolt I/O Support for Arria II Devices (Note 1)
VCCIO (V)
Input Signal (V)
Output Signal (V)
(2)
1.2 1.5
1.8
2.5
3.0
3.3
1.2
1.5
1.8
2.5 3.0 3.3
1.2
v—
—
—
—
—
v
—
—
—
——
1.5
—v
v
—
—
—
—
v
—
—
——
1.8
—v
v
—
—
—
—
—
v
—
——
2.5
——
—
v
v
v
(3) (4) (3) (4)
—
—
—
v
——
3.0
——
—
v v (4) v (4) —
—
—
—
v—
3.3 (5) — —
—
v v (4) v (4) —
—
—
—
—v
Notes to Table 6–10:
(1) The pin current may be slightly higher than the default value. You must verify that the driving device’s VOL maximum and VOH minimum voltages
do not violate the applicable Arria II VIL maximum and VIH minimum voltage specifications.
(2) Each I/O bank of an Arria II device has its own VCCIO pins and supports only one VCCIO, either 1.2, 1.5, 1.8, 2.5, 3.0, or 3.3 V. The LVDS I/O standard
is not supported when VCCIO is 3.0 or 3.3 V. The LVDS input operations are supported when VCCIO is 1.2, 1.5, 1.8, or 2.5 V. The LVDS output
operations are only supported when VCCIO is 2.5 V.
(3) Altera recommends using an external clamp diode when VCCIO is 2.5 V and the input signal is 3.0 or 3.3 V.
(4) Altera recommends using an external clamp diode on the row I/O pins when the input signal is 3.0 or 3.3 V for Arria II GZ devices.
(5) Not applicable for Arria II GZ devices.
Arria II Device Handbook Volume 1: Device Interfaces and Integration
December 2011 Altera Corporation