SH7750_08 Datasheet, PDF (743/1162 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer

Section 15 Serial Communication Interface (SCI)
Table 15.2 SCI Registers
Name
Abbreviation R/W
Initial
Value
Serial mode register SCSMR1
R/W H'00
Bit rate register
SCBRR1
R/W H'FF
Serial control register SCSCR1
R/W H'00
Transmit data register SCTDR1
Serial status register SCSSR1
R/W H'FF
R/(W)^*1 H'84
Receive data register SCRDR1
R
H'00
Serial port register
SCSPTR1
R/W
H'00^*2
Notes: 1. Only 0 can be written, to clear flags.
2. The value of bits 2 and 0 is undefined.
P4 Address
H'FFE00000
H'FFE00004
H'FFE00008
H'FFE0000C
H'FFE00010
H'FFE00014
H'FFE0001C
Area 7
Address
H'1FE00000
H'1FE00004
H'1FE00008
H'1FE0000C
H'1FE00010
H'1FE00014
H'1FE0001C
Access
Size
8
8
8
8
8
8
8
15.2 Register Descriptions
15.2.1 Receive Shift Register (SCRSR1)
Bit: 7
6
5
4
3
2
1
0
R/W: —
—
—
—
—
—
—
—
SCRSR1 is the register used to receive serial data.
The SCI sets serial data input from the RxD pin in SCRSR1 in the order received, starting with the
LSB (bit 0), and converts it to parallel data. When one byte of data has been received, it is
transferred to SCRDR1 automatically.
SCRSR1 cannot be directly read or written to by the CPU.
Rev.7.00 Oct. 10, 2008 Page 659 of 1074
REJ09B0366-0700