 English |
|
|
|
|
|
|
|
| SH7750_08 Datasheet, PDF (615/1162 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer | |||
| |||
| ◁ |
CKIO
A25âA0
CSn
RD/WR
RD
D63âD0
(read)
WEn
Section 13 Bus State Controller (BSC)
T1
T2
BS
RDY
DACKn
(SA: IO â memory)
DACKn
(DA)
Note: For DACKn, an example is shown where CHCRn.AL (access level) = 0 for the DMAC.
Figure 13.75 Byte Control SRAM Basic Read Cycle (No Wait)
Rev.7.00 Oct. 10, 2008 Page 531 of 1074
REJ09B0366-0700
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese