 English |
|
|
|
|
|
|
|
| SH7750_08 Datasheet, PDF (1041/1162 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer | |||
| |||
| ◁ |
Section 22 Electrical Characteristics
CKIO
A25âA0
CSn
RD/WR
RD
T1
Tw
T2
tAD
tCSD
tRWD
tRSD
tRSD
tAD
tCSD
tRWD
tRSD
D63âD0
(read)
WEn
tWED1
tWEDF
tRDS
tRDH
tWEDF
D63âD0
(write)
tWDD
tWDD
tWDD
tBSD
tBSD
BS
RDY
tRDYS
DACKn
(SA: IO â memory)
tDACD
tDACD
DACKn
(SA: IO â memory)
tDACDF
DACKn
(DA)
tDACD
tRDYH
tDACD
tDACDF
tDACD
Legend:
IO: DACK device
SA: Single address DMA transfer
DA: Dual address DMA transfer
DACK set to active-high
Figure 22.16 SRAM Bus Cycle: Basic Bus Cycle (One Internal Wait)
Rev.7.00 Oct. 10, 2008 Page 957 of 1074
REJ09B0366-0700
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese