English
Language : 

SH7750_08 Datasheet, PDF (597/1162 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer
CKIO
RD/FRAME
D63–D0
CSn
RD/WR
Tm1
Tmd1w
Section 13 Bus State Controller (BSC)
Tmd1
A
D0
RDY
BS
DACKn
(DA)
Note: For DACKn, an example is shown where CHCRn.AL (access level) = 0 for the DMAC.
Figure 13.58 MPX Interface Timing 1
(Single Read Cycle, AnW = 0, No External Wait, Bus Width: 64 Bits)
Rev.7.00 Oct. 10, 2008 Page 513 of 1074
REJ09B0366-0700