SH7750_08 Datasheet, PDF(42/1162 Page) Renesas Technology Corp – 32-Bit RISC Microcomputer

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

SH7750_08 Datasheet, PDF (42/1162 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer

◁

Item

Page

22.3.4 Peripheral

1010

Module Signal Timing

Table 22.34 Peripheral

Module Signal Timing

(5)

Revision (See Manual for Details)

Table and notes amended

Module Item

Symbol

HD6417750

VF128 (V)

*2

Min Max

HD6417750

F167 (V)

*3

Min Max

Notes: 1. Pcyc: P clock cycles

2. VDDQ = 3.0 to 3.6 V, VDD =

CL = 30 pF, PLL2 on

3. V = 3.0 to 3.6 V, V =

DDQ

DD

C = 30 pF, PLL2 on

L

1.5 V, Ta = â20 to +75Â°C,

1.8 V, T = â20 to +75Â°C,

a

Appendix A Address 1017 to

List

1022

Table A.1 Address List

4. VDDQ = 3.0 to 3.6 V, VDD =

CL = 30 pF, PLL2 on

Table amended

Synchronization Clock

lclk â lck

1.8 V, Ta = â20 to +75Â°C,

Bclk â Bck

Pclk â Pck

Appendix B Package â¯

Dimensions

Package Dimensions deleted (Combined with figure B.1)

Figure B.2 Package

Dimensions (256-Pin

BGA)

Figure B.4 Package

Dimensions (292-Pin

BGA)

1026

Newly added

Rev.7.00 Oct. 10, 2008 Page xlii of lxxxiv

REJ09B0366-0700

▷