|
PIC16LF18854 Datasheet, PDF (63/668 Pages) Microchip Technology – C Compiler Optimized RISC Architecture | |||
|
◁ |
TABLE 3-13: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)
Address
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Banks 12
CPU CORE REGISTERS; see Table 3-2 for specifics
60Ch CWG1CLKCON
â
â
â
â
â
â
â
60Dh CWG1ISM
â
â
â
â
IS<3:0>
60Eh CWG1DBR
â
â
DBR<5:0>
60Fh CWG1DBF
â
â
DBF<5:0>
610h CWG1CON0
EN
LD
â
â
â
MODE<2:0>
611h CWG1CON1
â
â
IN
â
POLD
POLC
POLB
612h CWG1AS0
SHUTDOWN
REN
LSBD<1:0>
LSAC<1:0>
â
613h CWG1AS1
â
AS6E
AS5E
AS4E
AS3E
AS2E
AS1E
614h CWG1STR
OVRD
OVRC
OVRB
OVRA
STRD
STRC
STRB
615h
â
â
Unimplemented
616h CWG2CLKCON
â
â
â
â
â
â
â
617h CWG2ISM
â
â
â
â
IS<3:0>
618h CWG2DBR
â
â
DBR<5:0>
619h CWG2DBF
â
â
DBF<5:0>
61Ah CWG2CON0
EN
LD
â
â
â
MODE<2:0>
61Bh CWG2CON1
â
â
IN
â
POLD
POLC
POLB
61Ch CWG2AS0
SHUTDOWN
REN
LSBD<1:0>
LSAC<1:0>
â
61Dh CWG2AS1
â
AS6E
AS5E
AS4E
AS3E
AS2E
AS1E
61Eh CWG2STR
OVRD
OVRC
OVRB
OVRA
STRD
STRC
STRB
61Fh
â
â
Unimplemented
Legend:
Note 1:
2:
x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as â0â, r = reserved. Shaded locations unimplemented, read as â0â.
Register present on PIC16F18855/75 devices only.
Unimplemented, read as â1â.
CS
POLA
â
AS0E
STRA
CS
POLA
â
AS0E
STRA
Value on:
POR, BOR
Value on all
other Resets
---- ---0
---- 0000
--00 0000
--00 0000
00-- -000
--x- 0000
0001 01--
-000 0000
0000 0000
â
---- ---0
---- 0000
--00 0000
--00 0000
00-- -000
--x- 0000
0001 01--
-000 0000
0000 0000
â
---- ---0
---- 0000
--00 0000
--00 0000
00-- -000
--u- 0000
0001 01--
-000 0000
0000 0000
â
---- ---0
---- 0000
--00 0000
--00 0000
00-- -000
--u- 0000
0001 01--
-000 0000
0000 0000
â
|
▷ |