|
PIC16LF18854 Datasheet, PDF (606/668 Pages) Microchip Technology – C Compiler Optimized RISC Architecture | |||
|
◁ |
PIC16(L)F18856/76
37.3 DC Characteristics
TABLE 37-1: SUPPLY VOLTAGE
PIC16LF18856/76
Standard Operating Conditions (unless otherwise stated)
PIC16F18856/76
Param.
No.
Sym.
Characteristic
Min. Typ.â Max. Units
Conditions
Supply Voltage
D002 VDD
1.8 â
3.6
V FOSC ï£ 16 MHz
2.5 â
3.6
V FOSC ï¾ 16 MHz
D002 VDD
RAM Data Retention(1)
2.3 â
5.5
V FOSC ï£ 16 MHz
2.5 â
5.5
V FOSC ï³ï 16 MHz
D003 VDR
1.5 â
â
V Device in Sleep mode
D003 VDR
Power-on Reset Release Voltage(2)
1.7 â
D004 VPOR
â
1.6
D004 VPOR
Power-on Reset Rearm Voltage(2)
â
1.6
D005 VPORR
â
0.8
D005 VPORR
â
1.5
VDD Rise Rate to ensure internal Power-on Reset signal(2)
D006 SVDD
0.05 â
D006 SVDD
0.05 â
â
V Device in Sleep mode
â
V BOR or LPBOR disabled(3)
â
V BOR or LPBOR disabled(3)
â
V BOR or LPBOR disabled(3)
â
V BOR or LPBOR disabled(3)
â V/ms BOR or LPBOR disabled(3)
â V/ms BOR or LPBOR disabled(3)
â Data in âTyp.â column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance
only and are not tested.
Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.
2: See Figure 37-3, POR and POR REARM with Slow Rising VDD.
3: Please see Table 37-11 for BOR and LPBOR trip point information.
DS40001824A-page 606
Preliminary
ï£ 2016 Microchip Technology Inc.
|
▷ |