S912XHZ512F1VAG Datasheet, PDF (792/978 Pages) Freescale Semiconductor, Inc – Covers MC9S12XHZ384, MC9S12XHZ256

Chapter 22 S12X Debug (S12XDBGV3) Module
this triggers the state sequencer into the Final State, if configured for end alignment, setting the TRIG bit
disarms the module, ending the session. If breakpoints are enabled, a forced breakpoint request is issued
immediately (end alignment) or when tracing has completed (begin or mid alignment).
22.4.3.6 Trigger Priorities
In case of simultaneous triggers, the priority is resolved according to Table 22-42. The lower priority
trigger is suppressed. It is thus possible to miss a lower priority trigger if it occurs simultaneously with a
trigger of a higher priority. The trigger priorities described in Table 22-42 dictate that in the case of
simultaneous matches, the match on the lower channel number (0,1,2,3) has priority. The SC[3:0]
encoding ensures that a match leading to final state has priority over all other matches in each state
sequencer state. When configured for range modes a simultaneous match of comparators A and C
generates an active match0 whilst match2 is suppressed.
If a write access to DBGC1 with the ARM bit position set occurs simultaneously to a hardware disarm
from an internal trigger event, then the ARM bit is cleared due to the hardware disarm.
Priority
Highest
Lowest
Table 22-42. Trigger Priorities
Source
XGATE BKP
TRIG
External TAGHI/TAGLO
Match0 (force or tag hit)
Match1 (force or tag hit)
Match2 (force or tag hit)
Match3 (force or tag hit)
Action
Immediate forced breakpoint......(Tracing terminated immediately).
Trigger immediately to final state (begin or mid aligned tracing enabled)
Trigger immediately to state 0 (end aligned or no tracing enabled)
Enter State0
Trigger to next state as defined by state control registers
Trigger to next state as defined by state control registers
Trigger to next state as defined by state control registers
Trigger to next state as defined by state control registers
22.4.4 State Sequence Control
ARM = 0
State 0
(Disarmed)
ARM = 1
ARM = 0
State1
State2
ARM = 0
Session Complete
(Disarm)
Final State
State3
Figure 22-22. State Sequencer Diagram
The state sequencer allows a defined sequence of events to provide a trigger point for tracing of data in the
trace buffer. Once the S12XDBG module has been armed by setting the ARM bit in the DBGC1 register,
MC9S12XHZ512 Data Sheet, Rev. 1.06
792
Freescale Semiconductor