|
S912XHZ512F1VAG Datasheet, PDF (689/978 Pages) Freescale Semiconductor, Inc – Covers MC9S12XHZ384, MC9S12XHZ256 | |||
|
◁ |
19.3.2.12 Main Timer Interrupt Flag 1 (TFLG1)
Chapter 19 Enhanced Capture Timer (ECT16B8CV3)
Module Base + 0x000E
7
R
C7F
W
6
C6F
5
C5F
4
C4F
3
C3F
2
C2F
1
C1F
0
C0F
Reset
0
0
0
0
0
0
0
0
Figure 19-18. Main Timer Interrupt Flag 1 (TFLG1)
Read: Anytime
Write used in the ï¬ag clearing mechanism. Writing a one to the ï¬ag clears the ï¬ag. Writing a zero will not
affect the current status of the bit.
NOTE
When TFFCA = 1, the ï¬ags cannot be cleared via the normal ï¬ag clearing
mechanism (writing a one to the ï¬ag). Reference Section 19.3.2.6, âTimer
System Control Register 1 (TSCR1)â.
All bits reset to zero.
TFLG1 indicates when interrupt conditions have occurred. The ï¬ags can be cleared via the normal ï¬ag
clearing mechanism (writing a one to the ï¬ag) or via the fast ï¬ag clearing mechanism (reference TFFCA
bit in Section 19.3.2.6, âTimer System Control Register 1 (TSCR1)â).
Use of the TFMOD bit in the ICSYS register in conjunction with the use of the ICOVW register allows a
timer interrupt to be generated after capturing two values in the capture and holding registers, instead of
generating an interrupt for every capture.
Table 19-17. TFLG1 Field Descriptions
Field
7:0
C[7:0]F
Description
Input Capture/Output Compare Channel âxâ Flag â A CxF ï¬ag is set when a corresponding input capture or
output compare is detected. C0F can also be set by 16-bit Pulse Accumulator B (PACB). C3FâC0F can also be
set by 8-bit pulse accumulators PAC3âPAC0.
If the delay counter is enabled, the CxF ï¬ag will not be set until after the delay.
19.3.2.13 Main Timer Interrupt Flag 2 (TFLG2)
Module Base + 0x000F
7
6
5
4
3
2
1
0
R
0
0
0
0
0
0
0
TOF
W
Reset
0
0
0
0
0
0
0
0
= Unimplemented or Reserved
Figure 19-19. Main Timer Interrupt Flag 2 (TFLG2)
Read: Anytime
MC9S12XHZ512 Data Sheet Rev. 1.06
Freescale Semiconductor
689
|
▷ |