 English |
|
|
|
|
|
|
|
| S912XHZ512F1VAG Datasheet, PDF (565/978 Pages) Freescale Semiconductor, Inc – Covers MC9S12XHZ384, MC9S12XHZ256 | |||
| |||
| ◁ |
Chapter 15 Serial Communication Interface (S12SCIV5)
15.3.2 Register Descriptions
This section consists of register descriptions in address order. Each description includes a standard register
diagram with an associated ï¬gure number. Writes to a reserved register locations do not have any effect
and reads of these locations return a zero. Details of register bit and ï¬eld function follow the register
diagrams, in bit order.
Register
Name
Bit 7
0x0000
R
SCIBDH1 W IREN
6
TNP1
5
TNP0
4
3
2
SBR12
SBR11
SBR10
1
SBR9
Bit 0
SBR8
0x0001
SCIBDL1
0x0002
SCICR11
R
SBR7
W
R
LOOPS
W
SBR6
SCISWAI
SBR5
RSRC
SBR4
M
SBR3
WAKE
SBR2
ILT
SBR1
PE
SBR0
PT
0x0000
R
0
0
0
0
SCIASR12
RXEDGIF
W
BERRV BERRIF
BKDIF
0x0001
R
0
0
0
0
0
SCIACR12
RXEDGIE
W
BERRIE BKDIE
0x0002
R
0
0
0
0
0
SCIACR22 W
BERRM1 BERRM0 BKDFE
0x0003
R
SCICR2 W
TIE
TCIE
RIE
ILIE
TE
RE
RWU
SBK
0x0004
R TDRE
TC
RDRF
IDLE
OR
NF
FE
PF
SCISR1 W
0x0005
R
0
SCISR2
AMAP
W
0
RAF
TXPOL
RXPOL
BRK13
TXDIR
0x0006
R
R8
0
0
0
0
0
0
SCIDRH W
T8
0x0007
R
R7
R6
R5
R4
R3
R2
R1
R0
SCIDRL W
T7
T6
T5
T4
T3
T2
T1
T0
1.These registers are accessible if the AMAP bit in the SCISR2 register is set to zero.
2,These registers are accessible if the AMAP bit in the SCISR2 register is set to one.
= Unimplemented or Reserved
Figure 15-2. SCI Register Summary
MC9S12XHZ512 Data Sheet, Rev. 1.06
Freescale Semiconductor
565
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese