S912XHZ512F1VAG Datasheet, PDF(386/978 Page) Freescale Semiconductor, Inc – Covers MC9S12XHZ384, MC9S12XHZ256

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

S912XHZ512F1VAG Datasheet, PDF (386/978 Pages) Freescale Semiconductor, Inc – Covers MC9S12XHZ384, MC9S12XHZ256

◁

Chapter 9 Analog-to-Digital Converter (ATD10B16CV4) Block Description

Table 9-6. ATDCTL2 Field Descriptions (continued)

Field

1

ASCIE

0

ASCIF

Description

ATD Sequence Complete Interrupt Enable

0 ATD Sequence Complete interrupt requests are disabled.

1 ATD Interrupt will be requested whenever ASCIF = 1 is set.

ATD Sequence Complete Interrupt Flag â If ASCIE = 1 the ASCIF ï¬ag equals the SCF ï¬ag (see

Section 9.3.2.7, âATD Status Register 0 (ATDSTAT0)â), else ASCIF reads zero. Writes have no effect.

0 No ATD interrupt occurred

1 ATD sequence complete interrupt pending

Table 9-7. External Trigger Conï¬gurations

ETRIGLE

0

0

1

1

ETRIGP

0

1

0

1

External Trigger Sensitivity

Falling Edge

Ring Edge

Low Level

High Level

MC9S12XHZ512 Data Sheet, Rev. 1.06

386

Freescale Semiconductor

▷