 English |
|
|
|
|
|
|
|
| SH7729R Datasheet, PDF (783/855 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series | |||
| |||
| ◁ |
Tp
Tr
Tc1
Tc2
Tc3
Tc4
CKIO
A25 to A16
A12 or A10
A15 to A0
CSn
RD/WR
RAS
CAS
DQMxx
tAD
tAD
tCSD3
Row address
tAD
tAD
Row
address
tAD
tAD
Row
address
Write command
Column address
tRWD
tRWD
tRWD
tRASD2
tDQMD
tRASD2
tCASD2
tDQMD
tWDD2
D31 to D0
tBSD
BS
tAD
tAD
tAD
tCSD3
tRWD
tCASD2
tDQMD
tWDD2
tBSD
CKE
DACKn
(HIGH)
tDAKD1
tDAKD1
Figure 24.35 Synchronous DRAM Burst Write Bus Cycle
(RAS Down, Different Row Address, TPC = 0, RCD = 0)
Rev. 5.0, 09/03, page 737 of 806
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese