 English |
|
|
|
|
|
|
|
| SH7729R Datasheet, PDF (779/855 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series | |||
| |||
| ◁ |
Tc1
Tc2 Tc3/Td1 Tc4/Td2 Td3
Td4
CKIO
A25 to A16
A12 or A10
A15 to A0
CSn
RD/WR
RAS
CAS
DQMxx
tAD
tAD
tAD
tCSD3
tRWD
tRASD2
tCASD2
tDQMD
D31 to D0
BS
Row address
tAD
Read command
tAD
Column address
tCASD2
tRDS2 tRDH2
tBSD
tAD
tCSD3
tRWD
tDQMD
tRDS2 tRDH2
tBSD
CKE
DACKn
(High)
tDAKD1
tDAKD1
Figure 24.31 Synchronous DRAM Burst Read Bus Cycle
(RAS Down, Same Row Address, CAS Latency = 2)
Rev. 5.0, 09/03, page 733 of 806
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese