English
Language : 

SH7080 Datasheet, PDF (1162/1644 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperH™ RISC engine Family
Section 21 Pin Function Controller (PFC)
21.1.7 Port D I/O Registers L, H (PDIORL, PDIORH)
PDIORL and PDIORH are 16-bit readable/writable registers that are used to set the pins on port D
as inputs or outputs. Bits PD31IOR to PD0IOR correspond to pins PD31 to PD0 (names of
multiplexed pins are here given as port names and pin numbers alone). PDIORL is enabled when
the port D pins are functioning as general-purpose inputs/outputs (PD15 to PD0), and the TIOC
pin is functioning as inputs/outputs of MTU2S. In other states, PDIORL is disabled. PDIORH is
enabled when the port D pins are functioning as general-purpose inputs/outputs (PD31 to PD16),
and the TIOC pin is functioning as inputs/outputs of MTU2S. In other states, PDIORH is disabled.
A given pin on port D will be an output pin if the corresponding bit in PDIORH or PDIORL is set
to 1, and an input pin if the bit is cleared to 0. However, PDIORH is disabled in SH7083/SH7084.
The initial values of PDIORL and PDIORH are H'0000, respectively.
• Port D I/O Register H (PDIORH)
Bit: 15
PD31
IOR
Initial value: 0
R/W: R/W
14
PD30
IOR
0
R/W
13
PD29
IOR
0
R/W
12
PD28
IOR
0
R/W
11
PD27
IOR
0
R/W
10
PD26
IOR
0
R/W
9
PD25
IOR
0
R/W
8
PD24
IOR
0
R/W
7
PD23
IOR
0
R/W
6
PD22
IOR
0
R/W
5
PD21
IOR
0
R/W
4
PD20
IOR
0
R/W
3
PD19
IOR
0
R/W
2
PD18
IOR
0
R/W
1
PD17
IOR
0
R/W
0
PD16
IOR
0
R/W
• Port D I/O Register L (PDIORL)
Bit: 15
PD15
IOR
Initial value: 0
R/W: R/W
14
PD14
IOR
0
R/W
13
PD13
IOR
0
R/W
12
PD12
IOR
0
R/W
11
PD11
IOR
0
R/W
10
PD10
IOR
0
R/W
9
PD9
IOR
0
R/W
8
PD8
IOR
0
R/W
7
PD7
IOR
0
R/W
6
PD6
IOR
0
R/W
5
PD5
IOR
0
R/W
4
PD4
IOR
0
R/W
3
PD3
IOR
0
R/W
2
PD2
IOR
0
R/W
1
PD1
IOR
0
R/W
0
PD0
IOR
0
R/W
Rev. 3.00 May 17, 2007 Page 1104 of 1582
REJ09B0181-0300