 English |
|
|
|
|
|
|
|
| HD6417706 Datasheet, PDF (647/709 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series | |||
| |||
| ◁ |
Tp
Tr
Tc1 Tc2/Td1 Tc3/Td2 Tc4/Td3 Td4
CKIO
tAD
tAD
A25 to A16
A12 or A11
A15 to A0
tAD
tCSD3
tAD
tAD
Row
address
tAD
tAD
Row
address
Row address
Read command
Column address
tAD
tAD
tCSD3
RD/
tRWD
tRWD
tRASD
tRASD
tCASD
DQMxx
tDQMD
tDQMD
D31 to D0
tRDS2 tRDH2
tBSD
tRWD
tCASD
tDQMD
tRDS2 tRDH2
tBSD
CKE
DACKn
(HIGH)
tDAKD1
tDAKD1
Figure 24.32 Synchronous DRAM Burst Read Bus Cycle
(RAS Down, Different Row Address, TPC = 0, RCD = 0, CAS Latency = 1)
Rev. 4.00, 03/04, page 601 of 660
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese