 English |
|
|
|
|
|
|
|
| HD6417706 Datasheet, PDF (633/709 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series | |||
| |||
| ◁ |
T1
Tw
Tw
T2
CKIO
A25 to A0
CSn
RD/WR
RD
(read)
tAD
tAS
tCSD1
tRWD
tRSD
D31 to D0
(read)
WEn
(write)
D31 to D0
(write)
tWED
tWDD1
tBSD
tBSD
tAD
tCSD2
tAH
tRWH
tRDH1 tRWD
tRSD
tAH
tRWH
tRDS1
tRDH1
tWED
tAH
tRWH
tWDH3
tWDH1
BS
tDAKD1
tDAKD2
DACKn
tWTS tWTH
tWTS tWTH
WAIT
Note: tRDH1: Stipulated from the faster negate timing of CSn or RD
tAH: Stipulated from the slower negate timing of CSn, RD, or WEn
Figure 24.18 Basic Bus Cycle (External Wait)
Rev. 4.00, 03/04, page 587 of 660
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese