HD6417706 Datasheet, PDF(43/709 Page) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

HD6417706 Datasheet, PDF (43/709 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series

◁

Section 8 Bus State Controller (BSC)

Table 8.1 Pin Configuration......................................................................................................161

Table 8.2 Physical Address Space Map ....................................................................................163

Table 8.3 Correspondence between External Pins (MD4 and MD3) and Memory Size...........165

Table 8.4 PCMCIA Interface Characteristics ...........................................................................166

Table 8.5 PCMCIA Support Interface ......................................................................................166

Table 8.6 Area 6 Wait Control..................................................................................................178

Table 8.7 Area 5 Wait Control..................................................................................................179

Table 8.8 Area 4 Wait Control..................................................................................................179

Table 8.9 Area 0 Wait Control..................................................................................................180

Table 8.10 Area 6 Wait Control..............................................................................................187

Table 8.11 32-Bit External Device/Big Endian Access and Data Alignment .........................193

Table 8.12 16-Bit External Device/Big Endian Access and Data Alignment .........................193

Table 8.13 8-Bit External Device/Big Endian Access and Data Alignment ...........................194

Table 8.14 32-Bit External Device/Little Endian Access and Data Alignment ......................195

Table 8.15 16-Bit External Device/Little Endian Access and Data Alignment ......................195

Table 8.16 8-Bit External Device/Little Endian Access and Data Alignment ........................196

Table 8.17 Relationship between Bus Width, AMX, and Address Multiplex Output ............208

Table 8.18 Example of Correspondence between this LSI and Synchronous DRAM

Address Pins (AMX (3 to 0) = 0100 (32-Bit Bus Width))....................................209

Section 9 Direct Memory Access Controller (DMAC)

Table 9.1 Pin Configuration......................................................................................................245

Table 9.2 Selecting External Request Modes with the RS Bits ................................................257

Table 9.3 Selecting On-Chip Peripheral Module Request Modes with the RS Bit...................258

Table 9.4 Supported DMA Transfers........................................................................................262

Table 9.5 Relationship of Request Modes and Bus Modes by DMA Transfer Category .........272

Table 9.6 Transfer Conditions and Register Settings for

Transfer between On-Chip A/D converter and External Memory ............................287

Table 9.7 Values in the DMAC after the Fourth Transfer Ends ...............................................288

Table 9.8 Transfer Conditions and Register Settings for Transfer between

External Memory and SCIF Transmitter...................................................................289

Section 10 Clock Pulse Generator (CPG)

Table 10.1 Clock Pulse Generator Pins and Functions ...........................................................294

Table 10.2 Clock Operating Modes ........................................................................................294

Table 10.3 Available Combination of Clock Mode and FRQCR Values ...............................296

Section 12 Timer Unit(TMU)

Table 12.1 Pin Configuration..................................................................................................311

Table 12.2 TMU Interrupt Sources .........................................................................................324

Section 13 Realtime Clock (RTC)

Table 13.1 RTC Pin Configuration .........................................................................................327

Table 13.2 Recommended Oscillator Circuit Constants (Recommended Values)..................344

Rev. 4.00, 03/04, page xliii of xlvi

▷