 English |
|
|
|
|
|
|
|
| HD6417706 Datasheet, PDF (635/709 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series | |||
| |||
| ◁ |
T1
Tw
Tw
TB2
TB1
Tw
TB2
T2
T2
CKIO
tAD
A25 to A4
A3 to A0
tCSD1
CSn
tRWD
RD/WR
tRSD
RD
D31 to D0
tBSD
tBSD
BS
tDAKD1
DACKn
tAD
tAD
tAH
tCSD2 tRWH
tRSD tAH tRSD
tRSD
tRDH1
tRWD
tAH
tRSD tRWH
tRDS1
tRDH1
tRDS1
tRDH1
tRDH1
tBSD
tBSD
tDAKD2
WAIT
tWTS tWTH
tWTS tWTH
Note: In the write cycle, the basic bus cycle is performed.
Figure 24.20 Burst ROM Bus Cycle (Two Waits)
Rev. 4.00, 03/04, page 589 of 660
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese