SH7032 Datasheet, PDF (322/687 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer

Section 10 16-Bit Integrated Timer Pulse Unit (ITU)
10.6.3 Contention between TCNT Byte Write and Increment
If an increment pulse occurs in the T2 state or T3 state of a TCNT byte write cycle, counter
writing takes priority and the byte data on the side that was previously written is not incremented.
The TCNT byte data that was not written is also not incremented and retains its previous value.
The timing is shown in figure 10.60 (which shows an increment during state T2 of a byte write
cycle to TCNTH).
TCNTH byte write cycle by CPU
T1
T2
T3
CK
Address
Internal write signal
TCNTH address
TCNT input clock
TCNTH
TCNTL
N
M
TCNT write data
X
X+1
X
Figure 10.60 Contention between TCNT Byte Write and Increment
Rev. 7.00 Jan 31, 2006 page 296 of 658
REJ09B0272-0700