English
Language : 

PIC18LF24K Datasheet, PDF (343/594 Pages) –
PIC18(L)F26/45/46K40
26.5.5 SPI OPERATION IN SLEEP MODE
In SPI Master mode, module clocks may be operating
at a different speed than when in Full-Power mode; in
the case of the Sleep mode, all clocks are halted.
Special care must be taken by the user when the MSSP
clock is much faster than the system clock.
In Slave mode, when MSSP interrupts are enabled,
after the master completes sending data, an MSSP
interrupt will wake the controller from Sleep.
If an exit from Sleep mode is not desired, MSSP
interrupts should be disabled.
In SPI Master mode, when the Sleep mode is selected,
all module clocks are halted and the transmis-
sion/reception will remain in that state until the device
wakes. After the device returns to Run mode, the
module will resume transmitting and receiving data.
In SPI Slave mode, the SPI Transmit/Receive Shift
register operates asynchronously to the device. This
allows the device to be placed in Sleep mode and data
to be shifted into the SPI Transmit/Receive Shift
register. When all eight bits have been received, the
MSSP interrupt flag bit will be set and if enabled, will
wake the device.
TABLE 26-1: SUMMARY OF REGISTERS ASSOCIATED WITH SPI OPERATION
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
INTCON
PIE3
PIR3
IPR3
RxyPPS
SSPxBUF
GIE/GIEH
RC2IE
RC2IF
RC2IP
—
PEIE/GIEL
TX2IE
TX2IF
TX2IP
—
IPEN
RC1IE
RC1IF
RC1IP
—
—
TX1IE
TX1IF
TX1IP
—
BCL2IE
BCL2IF
BCL2IP
BUF<7:0>
INT2EDG INT1EDG
SSP2IE BCL1IE
SSP2IF BCL1IF
SSP2IP BCL1IP
RxyPPS<4:0>
INT0EDG
SSP1IE
SSP1IF
SSP1IP
SSPxCLKPPS
—
—
—
SSPxCLKPPS<4:0>
SSPxCON1
SSPxCON3
WCOL
ACKTIM
SSPOV
PCIE
SSPEN
SCIE
CKP
BOEN
SDAHT
SSPM<3:0>
SBCDE
AHEN
DHEN
SSPxDATPPS
—
—
—
SSPDATPPS<4:0>
SSPxSSPPS
—
—
—
SSPSSPPS<4:0>
SSPxSTAT
SMP
CKE
D/A
P
S
R/W
UA
BF
Legend: — = Unimplemented location, read as ‘0’. Shaded cells are not used by the MSSP in SPI mode.
* Page provides register information.
Register
on Page
169
181
173
189
217
331*
215
333
334
215
215
348
 2016 Microchip Technology Inc.
Preliminary
DS40001816C-page 343