|
PIC18LF24K Datasheet, PDF (200/594 Pages) – | |||
|
◁ |
PIC18(L)F26/45/46K40
15.4 Register Definitions: Port Control
REGISTER 15-1: PORTx: PORTx REGISTER(1)
R/W-x/u
R/W-x/u
R/W-x/u
R/W-x/u
Rx7
Rx6
Rx5
Rx4
bit 7
R/W-x/u
Rx3
R/W-x/u
Rx2
R/W-x/u
Rx1
Legend:
R = Readable bit
W = Writable bit
â1â = Bit is set
â0â = Bit is cleared
-n/n = Value at POR and BOR/Value at all other Resets
U = Unimplemented bit, read as â0â
x = Bit is unknown
bit 7-0
Rx<7:0>: Rx7:Rx0 Port I/O Value bits
1 = Port pin is ï³ VIH
0 = Port pin is ï£ VIL
Note 1: Writes to PORTx are actually written to the corresponding LATx register.
Reads from PORTx register return actual I/O pin values.
R/W-x/u
Rx0
bit 0
TABLE 15-2: PORT REGISTERS
Name
Device
28 40/44
Pins Pins
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
PORTA
X
X
RA7
RA6
PORTB
X
X
RB7(1)
RB6(1)
RA5
RB5
RA4
RB4
RA3
RB3
PORTC
X
X
RC7
RC6
RC5
RC4
RC3
PORTD
X
â
â
â
â
â
X
RD7
RD6
RD5
RD4
RD3
PORTE
X
â
â
â
â
RE3(2)
X
â
â
â
â
RE3(2)
Note 1: Bits RB6 and RB7 read â1â while in Debug mode.
2: Bit PORTE3 is read-only, and will read â1â when MCLRE = 1 (Master Clear enabled).
RA2
RB2
RC2
â
RD2
â
RE2
Bit 1
RA1
RB1
RC1
â
RD1
â
RE1
Bit 0
RA0
RB0
RC0
â
RD0
â
RE0
ï£ 2016 Microchip Technology Inc.
Preliminary
DS40001816C-page 200
|
▷ |