English
Language : 

SH7047 Datasheet, PDF (47/764 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTMRISC engine Family/SH7000 Series
Type
Symbol
Operating MD3
mode control MD2
MD1
MD0
FWP
System
control
RES
MRES
HSTBY
WDTOVF
BREQ
BACK
Interrupts NMI
IRQ3
IRQ2
IRQ1
IRQ0
IRQOUT
Address bus A17 to A0
Data bus D7 to D0
I/O
Input
Name
Set the mode
Function
Set the operating mode. Inputs at these
pins should not be changed during
operation.
Input
Input
Input
Input
Output
Input
Output
Input
Input
Output
Output
Input/
Output
Protection
against write
operation into
Flash memory
Pin for the flash memory. This pin is only
used in the flash memory version. Writing
or erasing of flash memory can be
protected. This pin becomes the Vcc pin
for the mask ROM version.
Power on
reset
When this pin is driven low, the chip
becomes to power on reset state.
Manual reset When this pin is driven low, the chip
becomes to manual reset state.
Standby
When this pin is driven low, a transition is
made to hardware standby mode.
Watchdog
timer overflow
Output signal for the watchdog timer
overflow. If this pin need to be pulled-
down, use the resistor larger than 1 MΩ to
pull the pin down.
Bus request External device can request the release of
the bus mastership by setting this pin low.
Bus
acknowledge
Shows that the bus mastership has been
released for the external device. The
device that had issued the BREQ signal
can know that bus mastership has been
released for itself by receiving the BACK
signal.
Non-maskable Non-maskable interrupt pin. If this pin is
interrupt
not used, it should be fixed high, or fixed
low.
Interrupt
request 3 to 0
These pins request a maskable interrupt.
One of the level input or edge input can
be selected. In case of the edge input,
one of the rising edge, falling edge, or
both can be selected.
Interrupt
Shows that an interrupt cause has
request output occurred. The interrupt cause can be
recognized even in the bus release state.
Address bus Output the address.
Data bus
Bi-directional 8-bits bus.
Rev. 2.00, 09/04, page 7 of 720