82801DB Datasheet, PDF (417/587 Pages) Intel Corporation – Intel 82801DB I/O Controller Hub 4 (ICH4)

EHCI Controller Registers (D29:F7)
EHCI Controller Registers (D29:F7) 12
12.1 USB EHCI Configuration Registers (D29:F7)
Note: Register address locations not shown in Table 12-1 should be treated as Reserved (see Section 6.2
for details).
Table 12-1. USB EHCI PCI Configuration Register Address Map (D29:F7) (Sheet 1 of 2)
Offset
Mnemonic
Register Name
00–01h
02–03h
04–05h
06–07h
08h
09h
0Ah
0Bh
0Dh
10–13h
2C–2Dh
2E–2Fh
34h
3Ch
3Dh
50h
51h
52–53h
54–55h
58h
59h
5A–5Bh
60h
61h
62–63h
66–67h
68–6Bh
VID
Vendor ID
DID
Device ID
PCICMD
Command Register
PCISTS
Device Status
REVID
Revision ID
PI
Programming Interface
SCC
Sub Class Code
BCC
Base Class Code
MLT
Master Latency Timer
MEM_BASE Memory Base Address Register
SVID
Subsystem Vendor ID
SID
Subsystem ID
CAP_PTR
Capabilities Pointer
INT_LN
Interrupt Line
INT_PN
Interrupt Pin
PWR_CAPID Power Management Capability ID
NXT_PRT1 Next Item Pointer #1
PWR_CAP Power Management Capabilities
PWR_CNTL_STS Power Management Control/Status
DEBUG_CAPID Debug Port Capability ID
NXT_PRT2 Next Item Pointer #2
DEBUG_BASE Debug Port Base Offset
USB_RELNUM USB Release Number
FL_ADJ
Frame Length Adjustment
PWAKE_CAP Power Wake Capabilities
Reserved
LEG_EXT_CAP
USB EHCI Legacy Support Extended
Capability
Default
Value
Type
8086h
24CDh
0000h
0290h
See Note
20h
03h
0Ch
00h
00000000h
XXXXh
XXXXh
50h
00h
04h
01h
58h
C9C2h
0000h
0Ah
00h
2080h
20h
20h
007Fh
0
RO
RO
R/W, RO
R/WC, RO
RO
RO
RO
RO
RO
R/W, RO
R/W-Special
R/W-Special
R/W
RO
RO
R/W-Special
R/W-Special
R/W, R/WC
RO
RO
RO
RO
R/W
R/W
RO
00000001h R/W, RO
Intel^® 82801DB ICH4 Datasheet
417