82801DB Datasheet, PDF (11/587 Pages) Intel Corporation – Intel 82801DB I/O Controller Hub 4 (ICH4)

9.1.20 D31_ERR_STS—Device 31 Error Status Register
(LPC I/F—D31:F0) ..........................................................................300
9.1.21 PCI_DMA_CFG—PCI DMA Configuration (LPC I/F—D31:F0) ......301
9.1.22 GEN_CNTL — General Control Register (LPC I/F — D31:F0) ......302
9.1.23 GEN_STA—General Status Register (LPC I/F—D31:F0) ..............304
9.1.24 BACK_CNTL—Backed Up Control Register
(LPC I/F—D31:F0) ..........................................................................304
9.1.25 RTC_CONF—RTC Configuration Register (LPC I/F—D31:F0)......305
9.1.26 COM_DEC—LPC I/F Communication Port Decode Ranges
(LPC I/F—D31:F0) ..........................................................................305
9.1.27 FDD/LPT_DEC—LPC I/F FDD & LPT Decode Ranges
(LPC I/F—D31:F0) ..........................................................................306
9.1.28 SND_DEC—LPC I/F Sound Decode Ranges
(LPC I/F—D31:F0) ..........................................................................306
9.1.29 FWH_DEC_EN1—FWH Decode Enable 1 Register
(LPC I/F—D31:F0) ..........................................................................307
9.1.30 GEN1_DEC—LPC I/F Generic Decode Range 1 Register
(LPC I/F—D31:F0) ..........................................................................308
9.1.31 LPC_EN—LPC I/F Enables Register (LPC I/F—D31:F0) ...............308
9.1.32 FWH_SEL1—FWH Select 1 Register (LPC I/F—D31:F0) ..............310
9.1.33 GEN2_DEC—LPC I/F Generic Decode Range 2 Register
(LPC I/F—D31:F0) ..........................................................................311
9.1.34 FWH_SEL2—FWH Select 2 Register (LPC I/F—D31:F0) ..............311
9.1.35 FWH_DEC_EN2—FWH Decode Enable 2 Register
(LPC I/F—D31:F0) ..........................................................................312
9.1.36 FUNC_DIS—Function Disable Register (LPC I/F—D31:F0) ..........313
9.2 DMA I/O Registers .......................................................................................315
9.2.1 DMABASE_CA—DMA Base and Current Address Registers ........316
9.2.2 DMABASE_CC—DMA Base and Current Count Registers............316
9.2.3 DMAMEM_LP—DMA Memory Low Page Registers ......................317
9.2.4 DMACMD—DMA Command Register ............................................317
9.2.5 DMASTA—DMA Status Register ....................................................318
9.2.6 DMA_WRSMSK—DMA Write Single Mask Register ......................318
9.2.7 DMACH_MODE—DMA Channel Mode Register............................319
9.2.8 DMA Clear Byte Pointer Register ...................................................319
9.2.9 DMA Master Clear Register ............................................................320
9.2.10 DMA_CLMSK—DMA Clear Mask Register ....................................320
9.2.11 DMA_WRMSK—DMA Write All Mask Register ..............................320
9.3 Timer I/O Registers......................................................................................321
9.3.1 TCW—Timer Control Word Register ..............................................321
9.3.2 SBYTE_FMT—Interval Timer Status Byte Format Register ...........323
9.3.3 Counter Access Ports Register.......................................................323
9.4 8259 Interrupt Controller (PIC) Registers ....................................................324
9.4.1 ICW1—Initialization Command Word 1 Register ............................325
9.4.2 ICW2—Initialization Command Word 2 Register ............................326
9.4.3 ICW3—Master Controller Initialization Command Word 3 Register326
9.4.4 ICW3—Slave Controller Initialization Command Word 3 Register .327
9.4.5 ICW4—Initialization Command Word 4 Register ............................327
9.4.6 OCW1—Operational Control Word 1 (Interrupt Mask) Register .....327
9.4.7 OCW2—Operational Control Word 2 Register ...............................328
9.4.8 OCW3—Operational Control Word 3 Register ...............................328
9.4.9 ELCR1—Master Controller Edge/Level Triggered Register ...........329
Intel^® 82801DB ICH4 Datasheet
11