English
Language : 

82801DB Datasheet, PDF (292/587 Pages) Intel Corporation – Intel 82801DB I/O Controller Hub 4 (ICH4)
LPC Interface Bridge Registers (D31:F0)
Table 9-1. LPC I/F PCI Configuration Register Address Map (LPC I/F—D31:F0) (Sheet 2 of 2)
Offset
A0–CFh
D0–D3h
D4h
Mnemonic
GEN_CNTL
GEN_STA
Register Name
Power Management Registers
(See Section 9.8.1)
General Control
General Status
D5h
D8h
E0h
E1h
E2h
E3h
E4–E5h
E6–E7h
E8–EBh
EC–EDh
EE–EFh
F0h
F2h
BACK_CNTL Backed Up Control
RTC_CONF
COM_DEC
LPCFDD_DEC
SND_DEC
FWH_DEC_EN1
GEN1_DEC
LPC_EN
FWH_SEL1
GEN2_DEC
FWH_SEL2
FWH_DEC_EN2
FUNC_DIS
Real Time Clock Configuration
LPC I/F COM Port Decode Ranges
LPC I/F FDD & LPT Decode Ranges
LPC I/F Sound Decode Ranges
FWH Decode Enable 1
LPC I/F General 1 Decode Range
LPC I/F Enables
FWH Select 1
LPC I/F General 2 Decode Range
FWH Select 2
FWH Decode Enable 2
Function Disable Register
Default
Type
00000000h
0Xh
Depends on
Strap
00h
00h
00h
00h
FFh
0000h
00h
00112233h
0000h
5678h
0Fh
00h
R/W
R/W-Special,
RO
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
NOTE: Refer to the ICH4 Specification Update for the value of the Revision ID Register.
9.1.1
VID—Vendor ID Register (LPC I/F—D31:F0)
Offset Address:
Default Value:
Lockable:
00–01h
8086h
No
Attribute:
Size:
Power Well:
RO
16 bit
Core
Bit
Description
15:0 Vendor Identification Value — RO. This is a 16-bit value assigned to Intel. Intel VID = 8086h
9.1.2
DID—Device ID Register (LPC I/F—D31:F0)
Offset Address:
Default Value:
Lockable:
02–03h
24C0h
No
Attribute:
Size:
Power Well:
RO
16 bit
Core
Bit
Description
15:0 Device Identification Value — RO. This is a 16-bit value assigned to the ICH4 LPC Bridge.
292
Intel® 82801DB ICH4 Datasheet