English
Language : 

82801DB Datasheet, PDF (27/587 Pages) Intel Corporation – Intel 82801DB I/O Controller Hub 4 (ICH4)
Introduction
Introduction
1
1.1
About This Datasheet
This datasheet is intended for Original Equipment Manufacturers and BIOS vendors creating
ICH4-based products. This datasheet assumes a working knowledge of the vocabulary and
principles of USB, IDE, AC ’97, SMBus, PCI, ACPI and LPC. Although some details of these
features are described within this datasheet, refer to the individual industry specifications listed in
Table 1-1 for the complete details.
Table 1-1. Industry Specifications
Specification
Location
Low Pin Count Interface Specification, Revision 1.0 (LPC)
http://developer.intel.com/design/chipsets/
industry/lpc.htm
Audio Codec ‘97 Component Specification, Version 2.3 (AC ’97)
http://developer.intel.com/ial/
scalableplatforms/audio/index.htm
Wired for Management Baseline, Version 2.0 (WfM)
http://www.intel.com/labs/manage/wfm/
index.htm
System Management Bus Specification, Version 2.0 (SMBus) http://www.smbus.org/specs/
PCI Local Bus Specification, Revision 2.2 (PCI)
http://pcisig.com/specifications.htm
AT Attachment - 6 with Packet Interface (ATA/ATAPI - 6)
Specification
http://www.t13.org
Universal Serial Bus (USB) Specification, Revision 2.0
http://www.usb.org
Advanced Configuration and Power Interface (ACPI)
Specification, Revision 2.0
http://www.acpi.info
Enhanced Host Controller Interface (EHCI) Specification for
Universal Serial Bus, Revision 1.0
http://developer.intel.com/technology/usb/
ehcispec.htm
Chapter 1. Introduction
Chapter 1 provides information on datasheet organization and introduces the ICH4.
Chapter 2. Signal Description
Chapter 2 provides a detailed description of each ICH4 signal. Signals are arranged according to
interface and details are provided as to the drive characteristics (Input/Output, Open Drain, etc.) of
all signals.
Chapter 3. ICH4 Power Planes and Pin States
Chapter 3 provides a complete list of signals, their associated power well, their logic level in each
suspend state, and their logic level before and after reset.
Chapter 4. ICH4 and System Clock Domains
Chapter 4 provides a list of each clock domain associated with the ICH4 in an ICH4-based system.
Intel® 82801DB ICH4 Datasheet
27