|
82801DB Datasheet, PDF (330/587 Pages) Intel Corporation – Intel 82801DB I/O Controller Hub 4 (ICH4) | |||
|
◁ |
LPC Interface Bridge Registers (D31:F0)
9.4.10
ELCR2âSlave Controller Edge/Level Triggered Register
Offset Address: 4D1h
Default Value: 00h
Attribute:
Size:
R/W
8 bits
In edge mode, (bit[x] = 0), the interrupt is recognized by a low to high transition. In level mode
(bit[x] = 1), the interrupt is recognized by a high level. The real time clock, IRQ8#, and the floating
point error interrupt, IRQ13, cannot be programmed for level mode.
Bit
IRQ15 ECL â R/W.
7 0 = Edge.
1 = Level.
IRQ14 ECL â R/W.
6 0 = Edge.
1 = Level.
5 Reserved. Must be 0.
IRQ12 ECL â R/W.
4 0 = Edge.
1 = Level.
IRQ11 ECL â R/W.
3 0 = Edge.
1 = Level.
IRQ10 ECL â R/W.
2 0 = Edge.
1 = Level.
IRQ9 ECL â R/W.
1 0 = Edge.
1 = Level.
0 Reserved. Must be 0.
Description
330
Intel® 82801DB ICH4 Datasheet
|
▷ |