82801DB Datasheet, PDF (264/587 Pages) Intel Corporation – Intel 82801DB I/O Controller Hub 4 (ICH4)

LAN Controller Registers (B1:D8:F0)
7.2.2
System Control Block Command Word Register
Offset Address: 02–03h
Default Value: 0000h
Attribute:
Size:
R/W
16 bits
The processor places commands for the Command and Receive units in this register. Interrupts are
also acknowledged in this register.
Bit
Description
CX Mask — R/W.
15 0 = Interrupt not masked.
1 = Disable the generation of a CX interrupt.
FR Mask — R/W.
14 0 = Interrupt not masked.
1 = Disable the generation of an FR interrupt.
CNA Mask — R/W.
13 0 = Interrupt not masked.
1 = Disable the generation of a CNA interrupt.
RNR Mask — R/W.
12 0 = Interrupt not masked.
1 = Disable the generation of an RNR interrupt.
ER Mask — R/W.
11 0 = Interrupt not masked.
1 = Disable the generation of an ER interrupt.
FCP Mask — R/W.
10 0 = Interrupt not masked.
1 = Disable the generation of an FCP interrupt.
Software Generated Interrupt (SI) — WO.
9 0 = No Effect.
1 = Setting this bit causes the LAN controller to generate an interrupt.
Interrupt Mask (IM) — R/W. This bit enables or disables the LAN controller’s assertion of the INTA#
signal. This bit has higher precedence that the Specific Interrupt Mask bits and the SI bit.
8
0 = Enable the assertion of INTA#.
1 = Disable the assertion of INTA#.
264
Intel^® 82801DB ICH4 Datasheet