|
82801DB Datasheet, PDF (384/587 Pages) Intel Corporation – Intel 82801DB I/O Controller Hub 4 (ICH4) | |||
|
◁ |
IDE Controller Registers (D31:F1)
10.1.1
10.1.2
10.1.3
VIDâVendor ID Register (LPC I/FâD31:F1)
Offset Address:
Default Value:
Lockable:
00â01h
8086h
No
Attribute:
Size:
Power Well:
RO
16 bit
Core
Bit
Description
15:0 Vendor Identification Value â RO. This is a 16-bit value assigned to Intel. Intel VID = 8086h
DIDâDevice ID Register (LPC I/FâD31:F1)
Offset Address:
Default Value:
Lockable:
02â03h
24CBh
No
Attribute:
Size:
Power Well:
RO
16 bit
Core
Bit
Description
15:0 Device Identification Value â RO. This is a 16-bit value assigned to the ICH4 IDE controller.
CMD â Command Register (IDEâD31:F1)
Address Offset: 04hâ05h
Default Value: 00h
Attribute: R/W, RO
Size:
16 bits
Bit
15:10
9
8
7
6
5
4
3
2
1
Description
Reserved
Fast Back to Back Enable (FBE) â RO. Reserved as 0.
SERR# Enable (SERR_EN) â RO. Reserved as 0.
Wait Cycle Control (WCC) â RO. Reserved as 0.
Parity Error Response (PER) â RO. Reserved as 0.
VGA Palette Snoop (VPS) â RO. Reserved as 0.
Postable Memory Write Enable (PMWE) â RO. Reserved as 0.
Special Cycle Enable (SCE) â RO. Reserved as 0.
Bus Master Enable (BME) â R/W. Controls the ICH4âs ability to act as a PCI master for IDE Bus
Master transfers.
0 = Disable
1 = Enable
Memory Space Enable (MSE) â R/W.
0 = Disables access.
1 = Enables access to the IDE Expansion memory range. The EXBAR register (Offset 24h) must
be programmed before this bit is set.
NOTE: BIOS should set this bit to a 1.
384
Intel® 82801DB ICH4 Datasheet
|
▷ |