|
82801DB Datasheet, PDF (311/587 Pages) Intel Corporation – Intel 82801DB I/O Controller Hub 4 (ICH4) | |||
|
◁ |
LPC Interface Bridge Registers (D31:F0)
9.1.33
9.1.34
GEN2_DECâLPC I/F Generic Decode Range 2 Register
(LPC I/FâD31:F0)
Offset Address:
Default Value:
Lockable:
EChâEDh
00h
Yes
Attribute:
Size:
Power Well:
R/W
16 bit
Core
Bit
Description
Generic I/O Decode Range 2 Base Address (GEN2_BASE) â R/W. This address is aligned on a
64-byte boundary, and must have address lines 31:16 as 0.
15:4
Note that this generic decode is for I/O addresses only, not memory addresses. The size of this
range is 16 bytes.
3:1 Reserved. Read as 0
Generic I/O Decode Range 2 Enable (GEN2_EN) â R/W.
0 0 = Disable.
1 = Accesses to the GEN2 I/O range will be forwarded to the LPC I/F
FWH_SEL2âFWH Select 2 Register (LPC I/FâD31:F0)
Offset Address: EEhâEFh
Default Value: 4567h
Attribute:
Size:
R/W
32 bits
Bit
15:12
11:8
7:4
3:0
Description
FWH_70_IDSEL â R/W. IDSEL for two 1M FWH memory ranges. The IDSEL programmed in this
field addresses the following memory ranges:
FF70 0000hâFF7F FFFFh
FF30 0000hâFF3F FFFFh
FWH_60_IDSEL â R/W. IDSEL for two 1M FWH memory ranges. The IDSEL programmed in this
field addresses the following memory ranges:
FF60 0000hâFF6F FFFFh
FF20 0000hâFF2F FFFFh
FWH_50_IDSEL â R/W. IDSEL for two 1M FWH memory ranges. The IDSEL programmed in this
field addresses the following memory ranges:
FF50 0000hâFF5F FFFFh
FF10 0000hâFF1F FFFFh
FWH_40_IDSEL â R/W. IDSEL for two 1M FWH memory ranges. The IDSEL programmed in this
field addresses the following memory ranges:
FF40 0000hâFF4F FFFFh
FF00 0000hâFF0F FFFFh
Intel® 82801DB ICH4 Datasheet
311
|
▷ |