82801DB Datasheet, PDF (23/587 Pages) Intel Corporation – Intel 82801DB I/O Controller Hub 4 (ICH4)

9-8
9-9
9-10
9-11
9-12
10-1
10-2
11-1
11-2
11-3
12-1
12-2
12-3
12-4
13-1
13-2
14-1
14-2
14-3
15-1
15-2
15-3
16-1
17-1
17-2
17-3
17-4
17-5
17-6
17-7
17-8
17-9
17-10
17-11
17-12
17-13
17-14
17-15
17-16
17-18
17-17
17-19
17-20
19-1
19-2
19-3
19-4
19-5
19-6
PCI Configuration Map (PM—D31:F0) ........................................................345
APM Register Map.......................................................................................352
ACPI and Legacy I/O Register Map.............................................................353
TCO I/O Register Map .................................................................................371
Registers to Control GPIO ...........................................................................378
PCI Configuration Register Address Map (IDE—D31:F1) ...........................383
Bus Master IDE I/O Registers......................................................................396
PCI Configuration Register Address Map (USB—D29:F0/F1/F2) ...............399
USB I/O Registers........................................................................................407
Run/Stop, Debug Bit Interaction SWDBG (Bit 5), Run/Stop (Bit 0)
Operation .....................................................................................................409
USB EHCI PCI Configuration Register Address Map (D29:F7)...................417
Enhanced Host Controller Capability Registers...........................................432
Enhanced Host Controller Operational Registers ........................................435
Debug Port Register Address Map ..............................................................447
SMBus Controller PCI Configuration Register Address Map
(SMBUS—D31:F3) ......................................................................................451
SMB I/O Registers .......................................................................................456
AC ‘97 Audio PCI Configuration Register Address Map (Audio—D31:F5) ..467
Intel^® ICH4 Audio Mixer Register Configuration ..........................................479
Native Audio Bus Master Control Registers.................................................481
AC ‘97 Modem Controller PCI Configuration Register Address Map
(Modem—D31:F6) .......................................................................................493
Intel^® ICH4 Modem Mixer Register Configuration .......................................501
Modem Registers.........................................................................................502
Intel^® ICH4 Ball List .....................................................................................514
DC Current Characteristics ..........................................................................520
DC Characteristic Input Signal Association .................................................520
DC Input Characteristics ..............................................................................521
DC Characteristic Output Signal Association...............................................523
DC Output Characteristics ...........................................................................524
Other DC Characteristics .............................................................................525
AC Input Characteristics ..............................................................................526
Clock Timings ..............................................................................................526
PCI Interface Timing ....................................................................................528
IDE PIO and Multiword DMA ModeTiming...................................................529
Ultra ATA Timing (Mode 0, Mode 1, Mode 2) ..............................................530
Ultra ATA Timing (Mode 3, Mode 4, Mode 5) ..............................................532
Universal Serial Bus Timing.........................................................................534
IOAPIC Bus Timing......................................................................................535
SMBus Timing..............................................................................................535
AC ’97 Timing ..............................................................................................535
Miscellaneous Timings.................................................................................536
LPC Timing ..................................................................................................536
Power Sequencing and Reset Signal Timings.............................................537
Power Management Timings .......................................................................538
Test Mode Selection ....................................................................................551
XOR Test Pattern Example..........................................................................552
XOR Chain 1................................................................................................553
XOR Chain 2................................................................................................554
XOR Chain 3................................................................................................555
XOR Chain 4-1.............................................................................................556
Intel^® 82801DB ICH4 Datasheet
23