HD6432345 Datasheet, PDF (826/907 Pages) Hitachi Semiconductor – H8S/2345 F-ZTAT Hardware Manual

RDR0—Receive Data Register 0
Bit
:
7
6
5
Initial value :
0
0
0
Read/Write :
R
R
R
H'FF7D SCI0, Smart Card Interface 0
4
3
2
1
0
0
0
0
0
0
R
R
R
R
R
Stores received serial data
SCMR0—Smart Card Mode Register 0
H'FF7E SCI0, Smart Card Interface 0
Bit
:
7
6
5
4
3
2
1
0
—
—
—
—
SDIR SINV
—
SMIF
Initial value :
1
1
1
1
0
0
1
0
Read/Write : —
—
—
—
R/W R/W
—
R/W
Smart Card
Interface Mode Select
0 Smart Card interface
function is disabled
1 Smart Card interface
function is enabled
Smart Card Data Invert
0 TDR contents are transmitted as they are
Receive data is stored in RDR as it is
1 TDR contents are inverted before
being transmitted
Receive data is stored in RDR
in inverted form
Smart Card Data Direction
0 TDR contents are transmitted LSB-first
Receive data is stored in RDR LSB-first
1 _{TDR contents are transmitted MSB-first}
Receive data is stored in RDR MSB-first
817