HD6432345 Datasheet, PDF (267/907 Pages) Hitachi Semiconductor – H8S/2345 F-ZTAT Hardware Manual

8.8.2 Register Configuration
Table 8.13 shows the port C register configuration.
Table 8.13 Port C Registers
Name
Abbreviation R/W
Port C data direction register
PCDDR
W
Port C data register
PCDR
R/W
Port C register
PORTC
R
Port C MOS pull-up control register PCPCR
R/W
Note: * Lower 16 bits of the address.
Initial Value
H'00
H'00
Undefined
H'00
Address *
H'FEBB
H'FF6B
H'FF5B
H'FF72
Port C Data Direction Register (PCDDR)
Bit
Initial value
R/W
:
7
6
5
4
3
2
1
0
PC7DDR PC6DDR PC5DDR PC4DDR PC3DDR PC2DDR PC1DDR PC0DDR
:
0
0
0
0
0
0
0
0
:
W
W
W
W
W
W
W
W
PCDDR is an 8-bit write-only register, the individual bits of which specify input or output for the
pins of port C. PCDDR cannot be read; if it is, an undefined value will be read.
PCDDR is initialized to H'00 by a power-on reset and in hardware standby mode. It retains its
prior state after a manual reset, and in software standby mode. The OPE bit in SBYCR is used to
select whether the address output pins retain their output state or become high-impedance when a
transition is made to software standby mode.
• Modes 1, 4, and 5*
The corresponding port C pins are address outputs irrespective of the value of the PCDDR bits.
• Modes 2 and 6*
Setting a PCDDR bit to 1 makes the corresponding port C pin an address output, while
clearing the bit to 0 makes the pin an input port.
• Modes 3 and 7*
Setting a PCDDR bit to 1 makes the corresponding port C pin an output port, while clearing
the bit to 0 makes the pin an input port.
Note: * Modes 1 to 3 are not available on the F-ZTAT version.
Modes 2, 3, 6, and 7 are not available on the ROMless version.
250