HD6432345 Datasheet, PDF (320/907 Pages) Hitachi Semiconductor – H8S/2345 F-ZTAT Hardware Manual

• TIOR0L
Bit 3 Bit 2 Bit 1 Bit 0
Channel IOC3 IOC2 IOC1 IOC0 Description
0
0 0 0 0 TGR0C is Output disabled
(Initial value)
1
output _{Initial output is 0 0 output at compare match}
1
0
compare _output
register*¹
1
1 output at compare match
Toggle output at compare
match
100
Output disabled
1
10
Initial output is 1 0 output at compare match
output
1 output at compare match
1
Toggle output at compare
match
1 0 0 0 TGR0C is Capture input Input capture at rising edge
1
input
source is
Input capture at falling edge
capture TIOCC0 pin
1
*
register*¹
Input capture at both edges
1
*
*
Capture input Input capture at TCNT1
source is channel count-up/count-down
1/count clock
*: Don’t care
Note: 1. When the BFA bit in TMDR0 is set to 1 and TGR0C is used as a buffer register, this
setting is invalid and input capture/output compare is not generated.
303