HD6432345 Datasheet, PDF (179/907 Pages) Hitachi Semiconductor – H8S/2345 F-ZTAT Hardware Manual

Figure 6.14 shows an example of wait state insertion timing.
By program wait By WAIT pin
T₁
T₂
T_w
T_w
T_w
T₃
ø
WAIT
Address bus
AS
Read
RD
Data bus
Read data
Write
HWR, LWR
Data bus
Write data
Note: indicates the timing of WAIT pin sampling.
Figure 6.14 Example of Wait State Insertion Timing
The settings after a power-on reset are: 3-state access, 3 program wait state insertion, and WAIT
input disabled. When a manual reset is performed, the contents of bus controller registers are
retained, and the wait control settings remain the same as before the reset.
160